RISC-V Instructions (@ItsABitRISCV) header
RISC-V Instructions (@ItsABitRISCV) profile picture

Tweets about the RISC-V Instruction Set Architecture (ISA). #riscv Not affiliated with RISC-V International.

Earth & Low Orbit
Joined May 2020
Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)Photo by RISC-V Instructions (@ItsABitRISCV)
When they want to build $350 XR headsets and not $3500 ones? 🙃
When will Apple move chip architecture to RISC-V?
1
1
421
RISC-V Instructions retweeted
The next gen Xcore will be compatible with RISC-V (but is not a RISC-V core). "It became obvious RISC-V is here to stay and that our customers would value... all the tools and facilities that came along with it." #ai #xcore #xmos #edgeai #aiot #riscv eetimes.com/xmos-joins-risc-…
1
1
462
RISC-V Instructions retweeted
📍Barcelona, Spain #RISCVSUMMITEUROPE starts tomorrow! Will you be joining us? #RISCV #RISCVEverywhere
1
9
60
3,672
RISC-V Instructions retweeted
Calling all RISC-V Summit Europe attendees! Stop by Booth 10 in Meeting Room 5+6 to learn more about MIPS' eVocore IP cores so you can have the scalability and configurability you need to meet your specific application requirements. #cpus #riscvsummiteurope #mips #riscv
1
4
5
1,599
RISC-V Instructions retweeted
Complete RISC-V analog IP subsystem targets IoT // eenewseurope.com/en/complete… @AgileAnalog @risc_v @Calista_Redmond
4
3
1,598
RISC-V Instructions retweeted
Newly Revealed RISC-V Vector Unit Could Be Used for AI, HPC, GPU Applications trib.al/UBJNxeU
2
5
17
3,884
Isn't that what people did with Arm for the first decade? kek
You’re unable to view this Post because this account owner limits who can view their Posts. Learn more
129
RISC-V Instructions retweeted
Linux Foundation & RISC-V International Launch RISC-V Fundamentals Course - linux.com/news/linux-foundat…
3
6
2,841
RISC-V Instructions retweeted
SiFive donates WorldGuard open model to enable security on RISC-V embedded.com/sifive-donates-…
2
2
340
RISC-V Instructions retweeted
#LearnEmbedded 🎓 "PlatformIO Labs Helps Imagination Technologies Improve RISC-V Computer Architecture Training" The new course removes barriers while working with RISC-V IP Cores and FPGAs 👉 piolabs.com/blog/press-relea… 📌 #OpenSource #EmbeddedSystems #Electronics #Semiconductor
4
10
1,508
RISC-V Instructions retweeted
Come visit the #RISCV Zone at @60thDAC, taking place from July 9-13 in Moscone West, San Francisco! Learn more and register here: hubs.ly/Q01NH8pq0 #RISCVeverywhere
4
8
1,876
#VLSI2023 Circuits Highlight C3-4 Power of the end-to-end system w/o image sensor is 0.62 & 1.61mW for 2 and 15fps, respectively. Figure: An SoC prototype comprised of a DCIM-base Deep Learning accelerator, RISC-V microprocessor, & interface for off-chip image sensor connection.
3
11
996
RISC-V Instructions retweeted
Applications for our #RISCV summer #mentorship program are open! We have four available positions, including one non-technical role. Apply by Monday, May 15: hubs.la/Q01NHnfX0 #RISCVeverywhere
7
11
2,545
RISC-V Instructions retweeted
** 432-Core Chiplet-Based RISC-V Chip Nearly Ready to Blast Into Space #riscv lnkd.in/gfWAFbk5
1
2
156
Chip design and development carries big budgets that come with a licensing fee for an ISA and core architecture. RISC-V is changing this dynamic by democratizing the chip design process while providing a modular path forward for new hardware. bit.ly/3LGteT9 #Cadence
1
3
284
RISC-V Instructions retweeted
.@risc_v CEO @Calista_Redmond will be giving a #keynote at this year’s Open Source Summit North America! Join us at #OSSummit from May 10-12 virtually and in Vancouver, Canada: hubs.la/Q01MYxs10 @linuxfoundation #RISCVeverywhere
10
14
1,903
RISC-V Instructions retweeted
Join #RISCV at @60thDAC! We will be showcasing the power of open collaboration at the #RISCVZone. @risc_v CEO @Calista_Redmond will also be moderating a panel with leaders from @Amazon, @ImperasSoftware, @Intel, @Meta, and @openhwgroup. Learn more: hubs.la/Q01MYH7s0
9
15
2,646